1. Astola J. T. Stanković R. S.: Fundamentals of Switching Theory and Logic Design, Dordrecht: Springer,   2006.
  2. Borowik G.: Improved State Encoding for FSM Implementation in FPGA Structures with Embedded  Memory Blocks, Electronics and Telecommunications Quarterly, vol. 54, no 1, 9-28, March 2008.
  3. Borowik G., Falkowski B., Łuba T.: Cost-Efficient Synthesis for Sequential Circuits Implemented Using Embedded Memory Blocks of FPGA's, IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, pp. 99-104, Kraków, Poland, April 11-13, 2007.
  4. Brown S, Vranesic Z.: Fundamentals of Digital Logic with VHDL Design. McGraw Hill, Boston 1998.
  5. Czerwiński R., Kania D.: Finite State Machine Logic Synthesis for Complex Programmable Logic Devices. Springer, Berlin Heidelberg 2013.
  6. Jóźwiak L., Ślusarczyk A., Chojnacki A.: Fast and Compact Sequential Circuits through the Information-Driven Circuit Synthesis, Proc. of Euromicro Symposium on Digital Systems Design (2001), 46-53, Warsaw, Poland, 4-6 September 2001.
  7. Kamionka-Mikuła H., Małysiak H., Pochopień B.: Synteza i analiza układów cyfrowych. Wydawnictwo Pracowni Komputerowej Jacka Skalmierskiego, 2012.
  8. Łuba T., Górski K., Wroński L.B.: ROM-based Finite State Machines with PLA Address Modifiers, Proc. of EURO-DAC'92, IEEE Computer Society  Press, pp. 272-277,  Hamburg 1992.
  9. Łuba T., Borowik G.: Synteza logiczna, Oficyna Wydawnicza PW, Warszawa 2015.
  10. Łuba T., Borowik G., Kraśniewski A.: Synthesis of finite state machines for implementation with programmable structures, Electronics and Telecommunications Quarterly, vol. 55, no 2, pp. 183-200, 02/2009.
  11. Rawski M., Selvaraj H., Łuba T., Szotkowski P.: Multilevel Synthesis of Finite State Machines Based on Symbolic Functional Decomposition, International Journal of Computational Intelligence and Applications, Vol. 6, No. 2, June 2006, pp. 257-271, Imperial College Press 2007.
  12. Stańczyk U., Cyran K., Pochopień B.: Theory of logic circuits – volume 1 Fundamental issues. Publishers of the Silesian University of  Technology, Gliwice 2007.
  13. Stańczyk U., Cyran K., Pochopień B.: Theory of logic circuits – volume 2 Circuit design and analysis. Publishers of the Silesian University of  Technology, Gliwice 2007.
  14. Zieliński C.: Podstawy projektowania układów cyfrowych. PWN, Warszawa 2003.

Ostatnia modyfikacja: wtorek, 16 listopada 2021, 14:14